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The graphene nanoribbon (GNR) tunneling field effect transistor (TFET) has been a promising candidate for a future low power logic device due to its sub-60 mV/dec subthreshold characteristic and its superior gate control on the channel electrons due to its one-dimensional nature. Even though many theoretical studies have been carried out, it is not clear that GNR TFETs would outperform conventional silicon metal oxide semiconductor field effect transistors (MOSFETs). With rigorous atomistic simulations using the p/d orbital tight-binding model, this study focuses on the optimization of GNR TFETs by tuning the doping density and the size of GNRs. It is found that the optimized GNR TFET can operate at a half of the supply voltage of silicon nanowire MOSFETs in the ballistic limit. However, a study on the effects of edge roughness on the performance of the optimized GNR TFET structure reveals that experimentally feasible edge roughness can deteriorates the on-current performance if the off-current is normalized with the low power requirement specified in the international technology roadmap for semiconductors. Tunneling field effect transistors (TFETs) are particularly interesting because they can operate at a subthreshold swing (SS) less than 60 mV/dec, which is a theoretical low-limit for conventional metal-oxide-semiconductor field effect transistors (MOSFETs). This means that it is easier to scale the power supply voltage and hence reduce static and dynamic power consumptions in TFETs than in conventional MOSFETs. 1 There have been experimental demonstrations of TFETs with SS less than 60 mV/dec, 2,3 but they suffer from a low on-current. Through theoretical studies, Graphene nanoribbon (GNR) TFETs are predicted to exhibit a larger oncurrent than other TFETs due to their one dimensional nature and a good electrostatic control of their gate on the channel. 4 This is due to the fact that one dimensional nature of GNRs increases the tunneling probability compared to bulk semiconductors because of a short screening length and lack of carriers with transverse kinetic energy. 5 Even though doping GNRs with a conventional ion implantation method can damage GNRs seriously, it has been experimentally shown that GNRs can be effectively doped using various other doping methods such as chemical doping, 6 metalization, 7 substrate doping, 8 and electrostatic doping using polymer electrolytes. 9, 10 In addition, the bandgap of GNR can be controlled by modulation of the width of GNRs.
11 Therefore, by changing the effective doping concentrations and the width of GNRs, the performance of GNR TFETs can be optimized.
However, GNR TFETs suffer from line edge roughness. As a result, the off-current leakage can increase significantly. 12 In addition, the conductance of GNRs can be seriously reduced by edge roughness. 13 Therefore, it is crucial to understand the effects of edge roughness in optimized GNR TFETs to compare their performance with that of conventional MOSFETs.
To correctly model GNR TFETs, however, requires an accurate electronic bandstructure of GNRs. The simple-p z tight-binding (TB) model where only p z orbital is accounted for has been shown to fail to correctly describe the bandstructure of armchair GNRs. 13 Therefore, it has been proposed that the p/d TB model where p and d orbitals are included should be used to model the electronic bandstructure of GNRs. 13 The p/d TB model is calibrated with first principle calculations and produces more accurate bandgaps for different widths of GNRs than the simple p z TB model.
In this study, the p/d TB model in conjunction with the non-equilibrium Green's function formalism 14 is used to model double-gated p-i-n GNR TFETs shown in Fig. 1 (a) to provide experimentalists with design guidelines. The doping densities and the width of the GNRs are tuned to optimize the TFET performance. The goal is to engineer the device structure to satisfy the ITRS (international technology roadmap for semiconductors) requirements, i.e., an off-current I off ¼ 10 À5 lA/lm and below for low standby power applications for an on-current, I on , as large as possible. Fig. 1(b) shows the calculated drain current (I D ) vs. the gate voltage (V G ) characteristics of GNR TFETs with different widths. Due to a larger bandgap at smaller widths within the same family, the off-current keeps decreasing as the GNR TFETs becomes narrower. The off-current is dominated by the ambipolar tunneling current from drain to channel for GNRs with a width larger than 3.7 nm. However, for GNRs with a width below 3.7 nm, the thermionic current dominates the off-current as shown in the current spectrum of the homojunction and symmetric doping case in Fig. 2 .
It is, therefore, crucial to reduce the thermionic current to decrease the overall off-current in GNRs with widths smaller than 3.7 nm. The goal can be achieved by decreasing the width of the drain extension region and hence increasing its bandgap. This operation reduces the minority carriers injected from the drain extension. This can be seen from Fig. 2 where the thermionic current of the heterojunction GNR (w S ¼ w C ¼ 3.4 nm and w D ¼ 1.9 nm) below the valence band of the drain region is reduced significantly compared to the
However, the width of the source extension is fixed at 3.4 nm because further reductions cause the on-current to drop due to the increased bandgap and the reduced tunneling probability. Fig. 1(c) shows that the off-current can be reduced by a factor of 3 if the width of the drain extension decreases from 3.4 nm to 1.9 nm, which increases the bandgap from 0.45 eV to 0.75 eV.
Another way to reduce the thermionic off-current is to increase the doping concentration of the source extension region, which also reduces the number of minority carriers as can be seen from the reduction of thermionic current above the conduction band edge of the source region shown in Fig. 2 . The doping concentration of the drain side, however, should decrease to reduce ambipolar current. 15 This is important because the threshold voltage is shifted to the left when the doping concentration of the source region increases and the source-to-channel (p-type) current starts to be mixed with the drain-to-channel current (n-type) branch. Increasing doping in the source region needs to be carefully controlled because it could also deteriorate the inverse subthreshold slope by pushing the thermal tail of the Fermi function into the tunneling window. One advantage of increasing the source doping concentration is that it boosts the on-current by reducing the screening length for tunneling. 15 The overall on-off ratio is enhanced by 20 times by increasing the doping density from 2.2 Â 10 12 cm À2 to 6.6 Â 10 12 cm À2 as shown in Fig. 1(c) . The performance of GNR TFETs is then compared with that of a silicon nanowire field effect transistor (Si NWFET) with a gate length of 10 nm and a diameter of 3 nm in the ballistic regime, as shown in Fig. 1(c) . For the same offcurrent requirement 10 À5 lA/lm, GNR TFETs can achieve an on-current of $400 lA/lm at V DD ¼ 0.3 V, whereby the Si NWFET needs V DD $ 0:5 V to achieve a similar value, which is the result of the superior subthreshold characteristics of GNR TFETs. In power metric terms, because the dynamic power consumption is proportional to V However, the on/off current of GNR TFET was found to be significantly affected by edge-roughness in the previous work 12 where edge roughness induces gap states and reduces the effective bandgap and hence increases the on/off current. Three things have been improved in this work. First, the probability (P) of removing carbon atoms from the edge is determined through comparing the experimental mobility with the simulated mobility. Second, the p/d TB model is used instead of the p z TB model for a more accurate study. Third, the studied GNR TFET itself is optimized with ballistic simulations.
To determine the probability of removing carbon atoms from the edge to create edge roughness, the mobility limited by edge-roughness is studied against experimental data. The mobility for a GNR with a width of 1.5 nm is calculated from the R vs. L method 18 and compared with experimental data for the same width. 17 The resistance is calculated from quantum transport simulations for 250 random GNR samples with edge roughness while applying small voltage (1 mV) across the GNR; and then the average of the resistance values is calculated. The same process is carried out for different lengths of GNRs and the slope of R vs. L is calculated to obtain the edge-roughness limited mobility. 18 The edge-roughness scattering limited mobility is, then, combined with the defect scattering limited mobility extracted from Ref. 16 to calculate the total mobility for different widths as shown in Fig. 3(a) . The probability of 3% of removing carbon atoms from the edge of GNRs gives the closest mobility value to the experimental mobility. It is also shown in Fig. 3(b) that the transmission of electrons in a wide range of energy is reduced due to edge-roughness scattering and approaches zero at certain energy which indicates a localization effect, implying that electrons are completely rejected by edge roughness scattering at certain energy.
Using P ¼ 3% for edge roughness, full I D À V G characteristics for the optimized GNR TFET structure are simulated with atomistic quantum transport simulations. The configuration for the optimized structure was w S ¼ 3.4 nm, w C ¼ 3.4 nm, w D ¼ 1.9 nm, N S ¼ 6.6 Â 10 12 cm
À2
, and
. The I D À V G characteristics for 33 rough GNR samples are shown in Fig. 4 .
It is shown in Fig. 4 that edge roughness does not increase the off-current as it does in the previous work, 12 but it rather decreases the drain current over the whole gate bias range. The main reason is that the bandgap of GNRs in this work is larger than the previous work; therefore, the effects of gap states are much smaller than the effects of edge roughness that scatter electrons, which are illustrated by the localization effect mentioned above in relation to Fig. 3(b) . This reduction of transmission occurs at the source/drain extension region before electrons even start to tunnel the junction. From Fig. 4 , the current spectrum of a rough GNR TFET at certain energies shows an increase compared to the smooth GNR TFET, which is due to the gap states formed by edge roughness; however, the scattering due to edge roughness in the source or drain extension region diminishes the effects of gap states.
More importantly, because the off-current in the simulated GNR TFET is dominated by the thermionic current, the overall off-current is reduced due to edge-roughness scattering of the thermionic electrons carrying most of the current. As a result, the current throughout the whole V G range decreases and hence the threshold voltage is shifted to the right in average. As a result, the on-current at the normalized off-current of 10 À5 lA/lm is reduced by 32%. In addition, the variability of threshold voltage is induced by edge roughness. The standard deviation of threshold voltage fluctuation is $0.01 V which is smaller than that of Si NWFET $0.05 V when the diameter of the silicon nanowire is 2 nm. 19 However, the variability issue becomes more important when the supply voltage V DD is reduced for low power operation because the allowable threshold voltage fluctuation is restricted more for a smaller V DD .
In conclusion, the fine tuning of GNR TFET structures through varying the widths and the doping concentrations is demonstrated with atomistic quantum transport simulations. The performance of the optimized GNR TFET is projected to be superior to Si NWFETs in terms of the power metric in the ballistic regime and the effects of edge roughness are studied through calibrating the edge roughness limited mobility with the experimental mobility by adjusting the probability of removing carbon atoms from the edge. It is found that the experimentally achievable edge roughness reduces both the on-and off-current of the optimized GNR TFET and, at the normalized off-current of 10 À5 lA/lm, the oncurrent is reduced by edge roughness.
